



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/651,597

08/29/2003

Yang Ping Lim

10021207-1

8909

68551

7590

05/14/2008

RatnerPrestia

P.O. BOX 980

VALLEY FORGE, PA 19482

EXAMINER

LAM, HUNG H

ART UNIT

PAPER NUMBER

2622

MAIL DATE

DELIVERY MODE

05/14/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/651,597	Applicant(s) LIM ET AL.	
	Examiner HUNG H. LAM	Art Unit 2622	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02/21/08.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2 and 4-19 is/are rejected.
- 7) ☒ Claim(s) 3 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 August 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01/15/08 and 02/21/08 has been entered.

Response to Amendment

2. The amendments, filed on 01/15/08, have been entered and made of record. Claims 1-19 are pending.

Response to Arguments

3. Applicant's arguments with respect to claims 1-19 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

4. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Art Unit: 2622

5. Claims 1-2, 4-19 are rejected under 35 U.S.C. 102(e) as being anticipated by Borg (US-6,476,864).

With regarding **claim 1**, Borg discloses an imaging system comprising:

an array of pixel sensors (Figs. 3A and 3B; pixels 10);

a first bank of sample-and-hold circuits connected to the pixel sensors (Figs. 3A; second side 122 of a differential image 118; Col. 6, Ln. 40-60);

a second bank of sample-and-hold circuits connected to the pixel sensors (Figs. 3A; first side 120 of a differential image 118; Col. 6, Ln. 40-60);

a first analog-to-digital converter (Fig. 3A; A/D 220);

a second analog-to-digital converter (Fig. 3A; A/D 220); and

a selection circuit (Fig. 3A: transistor 300 coupling to first side 120; transistor 330 coupling to second side 122) operable to select and connect a sample-and-hold circuit from the first bank to the first analog-to-digital converter and simultaneously select and connect a sample-and-hold circuit from the second bank to the second analog-to-digital converter (Col. 7, Ln. 54-Col. 8, Ln. 12).

wherein the sample-and-hold circuit from the first bank is selectively connected to a row of the array for sampling a succession of reset voltages only from corresponding columns of the selected row (Fig. 4; see circuitry of the second side 122 of the differential image signal 118 that represents reference voltage source 88 and noised source components; Col. 6, Ln. 49-67; Col. 7, Ln. 54-Col. 8, Ln. 12), and

the sample-and-hold circuit from the second bank of the array is selectively connected to the same row of the array for sampling a succession of integrated voltages only from the corresponding columns of the same selected row (Fig. 4; see circuitry of the first side 120 of the differential image signal 118 that represents the ideal image signals; Col. 6, Ln. 40-46; Col. 7, Ln. 54-Col. 8, Ln. 12).

With regarding **claim 2**, Boemler discloses the imaging system wherein the array includes a plurality of columns of the pixel sensors (Figs. 3A and 3B; pixels 10), and columns of pixel sensors are connected to respective sample-and-hold circuits in the first bank and to respective sample-and-hold circuits in the second bank (see Figs. 3A-4).

With regarding **claim 4**, Borg discloses the system further comprising a control circuit that activates the first bank to sample reset voltages in a first selected set of pixel sensors and activates the second bank to sample integrated voltages in a second selected set of pixel sensors (Col. 6, Ln. 40-67; Col. 7, Ln. 54-Col. 8, Ln. 12).

With regarding **claim 5**, Borg discloses the system wherein the first selected set of pixel sensors consists of the pixel sensors that are in a row of the array that has just been reset (Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 6**, Borg discloses the system wherein the first selected set of pixel sensors consists of the pixel sensors that are in a row of the array for which an exposure time has lapsed since a last reset of the row (Col. 3, Ln. 60-61; Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 7**, Borg discloses the system wherein:

the selection circuit is operable in a digital correlated double sampling mode (abstract), wherein the selection circuit connects a selected sample-and-hold circuit from the first bank to the first analog-to-digital converter and simultaneously connects a selected sample-and-hold circuit from the second bank to the second analog-to-digital converter (Col. 6, Ln. 40-67; Col. 7, Ln. 54-Col. 8, Ln. 12); and

the selection circuit is operable in an analog correlated double sampling mode (abstract), wherein the selection circuit simultaneously connects the selected sample-and-hold circuit from the first bank and the selected sample-and-hold circuit from the second bank to one of the first analog-to-digital converter and the second analog-to-digital converter (Col. 6, Ln. 40-67; Col. 7, Ln. 54-Col. 8, Ln. 12).

With regarding **claim 8**, Borg discloses an imaging method comprising:

- (a) resetting selected pixel sensors in an image sensor (abstract; Col. 3, Ln. 60-Col. 4, Ln. 45; Col. 6, Ln. 49-67; Col. 7, Ln. 4-Col. 8, Ln. 12);
- (b) sampling reset voltages of the selected pixel sensors (Col. 6, Ln. 45-67);

(c) converting the reset voltages to digital reset values using a first channel (Fig. 3A; see signal from second side 122 to A/D 220);

(d) sampling integrated voltage of the selected pixel sensors after lapse of an exposure time (Col. 6, Ln. 40-46; Col. 7, Ln. 54-Col. 8, Ln. 12);

(e) converting the integrated voltages to digital integrated values using a second channel (Fig. 3A; see signal from first side 120 to A/D 220)

(f) changing which pixel sensors in the image sensor are the selected pixel sensors (Fig. 3A; see row decoder 210 and column line 38); and

(g) repeating steps (a) to (f), wherein converting the integrated voltages overlaps with converting the reset voltage (Col. 6, Ln. 66-Col. 7, Ln. 36).

sampling the reset voltages is performed by the first channel only and sampling the integrated voltage is performed by the second channel only (Fig. 4; see circuitry of the first side 120 of the differential image signal 118 that represents the ideal image signals; see circuitry of the second side 122 of the differential image signal 118 that represents reference voltage source 88 and noised source components; Col. 6, Ln. 49-67; Col. 7, Ln. 54-Col. 8, Ln. 12).

With regarding **claim 9**, Borg discloses the method wherein converting the integrated voltages for pixel sensors overlaps with converting the reset voltage for other pixel sensors (Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 10**, Borg discloses the method wherein converting the integrated voltages for pixel sensors that are capturing a first frame of a moving image overlaps with converting the reset voltage for other pixel sensors that are capturing a second frame of the moving image (Col. 2, Ln. 11-27; Col. 8, Ln. 1-28).

With regarding **claim 11**, Borg discloses the method wherein repetitions of step (c) provide a continuous stream of the digital reset values including digital reset values for the first frame and the second frame (Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 12**, Borg discloses the method wherein repetitions of step (e) provide a continuous stream of the digital integrated values including digital integrated values for the first frame and the second frame (Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 13**, Borg discloses the method wherein repetitions of step (c) are separated by a time T_{out} , and each repetition of step (Col. 6, Ln. 40-67; Col. 7, Ln. 4-67) (e) follows a corresponding repetition of step (c) by a time T_{exp} (Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 14**, Borg discloses the method wherein the time T_{out} is about equal to a required time for output digital values corresponding to a row of the pixel sensors (Col. 6, Ln. 40-60; Col. 7, Ln. 4-Col. 8, Ln. 45).

With regarding **claim 15**, Borg discloses the method wherein the time Texp is about equal to an exposure time for an image (Col. 6, Ln. 40-67; Col. 7, Ln. 4-Col. 8, Ln. 45).

With regarding **claim 16**, Borg discloses the method wherein the first channel comprises a first analog-to-digital converter, and the second channel comprises a second analog-to-digital converter (Fig. 3A; see first side 120 and second side 122 of differential image signal 118; A/D 220; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 17**, Borg discloses the method wherein repetitions of step (c) provide a continuous stream of the digital reset values (abstract; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 18**, Borg discloses the method wherein repetitions of step (e) provide a continuous stream of the digital integrated values (abstract; Col. 7, Ln. 4-Col. 8, Ln. 12).

With regarding **claim 19**, Borg discloses the system of claim 1, wherein the succession of reset voltages and the succession of integrated voltages are configured for simultaneous sampling of the selected row by the sample-and-hold circuit from the

Art Unit: 2622

first and second banks, respectively (abstract; Col. 6, Ln. 40-67; Col. 7, Ln. 54-Col. 8, Ln. 12).

Allowable Subject Matter

6. Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 3 the following is a statement of reason for the indication of allowance: the prior art made of record and considered pertinent to the applicant's disclosure does not disclose nor fairly suggest an imaging system of claim 1 in combination with:

a FIFO buffer coupled to receive a digital output signal from the first analog-to-digital converter; and

an adder coupled to determine a difference between a digital output signal from the buffer and a digital output signal from the second analog-to-digital converter.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to HUNG H. LAM whose telephone number is (571)272-7367. The examiner can normally be reached on Monday - Friday 8AM - 5PM.

Art Unit: 2622

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, LIN YE can be reached on 571-272-7372. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HL

05/07/08

/Yogesh K Aggarwal/

Primary Examiner, Art Unit 2622